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Digital Aspect Clock 
The problem: 
To design an adaptive system which provides ac-
curate time-sector division of a spin-stabilized satel-
lite, so that the integral times for viewing physical 
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phenomena from various directions by a single de- 
tector will be exactly equal and the mean angles of 
viewing can be accurately determined. 
The solution: 
An accurate digital clock that can be precisely set 
and reset by pulses from a solar sensor, combined 
with a logic system which delivers data in a form 
that permits accurate relation of a physical phenom- 
enop to integration time and to the angular position 
of the detector with respect to the sun. 
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Figure 1. Geometric Relationships
How it's done: 
As indicated in Figure 2, a suitable frequency 
source, f, feeds two cascaded ripple-through counters, 
M and N, via a gate which is controlled by a 
suitably-shaped pulse generated by an optical 
aspect (OA) sensor located on the perimeter of 
the spinning satellite. Counter-M consists of m 
binaries; hence, the output frequency is f/2m. In 
the time period T between the cessation of one 
sun pulse and the commencement of the next, ii 
pulses are counted by counter-N, where n is given 
by Tf/2m + R, where R, the remainder, is less than 
2m. That is, ii is an adaptive measure of the spin 
period of the satellite. 
At that instant when the OA pulse closes the 
input gate to counter-M, the content of counter-N is 
parallel-shifted to register-N, where it acts as a 
spin-period reference during the subsequent spin 
period. Each corresponding bit of counter-N' and 
register-N feeds into a parallel-comparison gate (in 
the form of a "half-adder" or an "exclusive OR," 
depending upon the logic used). The outputs of 
these comparison gates feed into an n-input AND 
gate. Hence, each time that all corresponding bits in 
register-N and counter-N' are at the same logical 
state, a coincidence pulse is produced at the AND 
gate output and counter-N' is reset to zero. Since 
the input pulse rate to counter-N' is f, the counter 
will repeat this cycle 2" times during the time 
period T and will contain a remainder R at the 
commencement of the subsequent sun pulse. 
The 2"' coincidence pulses which are generated 
during each spin period are separated from one 
another by exactly n/f seconds; hence, the pulse 
separation equality is limited only by the short-term 
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Figure 2. Circuit Block Diagram 
	
stability of f. Any desired accuracy of equality in
	 4. Requests for further information may be directed 
	
pulse separation may be achieved by crystal-controll-
	 to: 
ing f and by the selection of f and n.
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I . The aspect clock flown on Pioneers VI, VII, and
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VIII is constructed from about 60 commercially
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available integrated circuits. The total weight is
	 Patent status: 
	
about 40 grams, and the clock requires 150 mW
	 No patent action is contemplated by NASA. 
of regulated power 
2. Accumulation time accuracy aboard Pioneer vi
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has been shown to be better than 2.5 parts in 10 5	 Southwest Center for Advanced Studies 
during more than two and one-half years of con- under contract to 
Research Center Ames Re tinuous operation.
3.
 
The form of the data obtained fromthe digital as- (ARC-10088) 
pect system minimizes telemetry bandwidth re-
quirements. 
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